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ABSTRACT
The RAMpage hierarchy moves main memory up a level to re-
place the lowest-level cache by an equivalent-sized SRAM main
memory, and uses the TLB to cache page translations in that main
memory. Earlier RAMpage evaluation used a relatively small L1
cache and TLB. For the RAMpage hierarchy, the effect of a small
TLB is clearer than with a conventional hierarchy, because it is
more feasible to make a TLB which maps a high fraction of main
memory pages. This paper illustrates how more aggressive com-
ponents higher in the memory hierarchy make time spent waiting
for DRAM more significant as a fraction of total execution time,
and, hence, approaches to hide the latency of DRAM become more
important. For an instruction issue rate of 1 GHz, the simulated
standard hierarchy waited for DRAM 10% of the time; with the in-
struction issue rate increased to 8 GHz, the fraction of time spent
waiting for DRAM increased to 40%, and was higher for a larger L1
cache. The RAMpage hierarchy with context switches on misses
was able to hide almost all DRAM latency. Increasing the proces-
sor speed in a standard hierarchy by a factor of 8 and increasing L1
cache size by a factor of 16, with DRAM speed unchanged, resulted
in a speedup of 6.12. Adding the RAMpage model and introducing
context switches on misses, with similar processor speed and L1
improvements, resulted in a speedup of 10.7 over the slowest con-
ventional hierarchy, or 1.74 for the best case of the conventional
hierarchy with the fastest processor. A larger TLB was shown to
increase the viable range of RAMpage SRAM page sizes.
Categories and Subject Descriptors
B.3.2 [Memory Structures]: Design Styles—memory hierarchy,
memory wall, cache memories, virtual memory, translation looka-
side buffer, TLB; B.3.3 [Memory Structures]: Performance Anal-
ysis and Design Aids—simulation
1. INTRODUCTION
The RAMpage memory hierarchy moves main memory up a level
to replace the lowest-level cache with an SRAM main memory,
while DRAM becomes a first-level paging device. Previous work
has shown that RAMpage represents an alternative, viable design
in terms of hardware-software trade-offs [25] and that it scales bet-
ter as the CPU-DRAM speed gap grows, particularly by virtue of
being able to take context switches on misses [24].
In previous work, it was hypothesized that the RAMpage model
would be more competitive across a wider range of SRAM page
sizes (equivalent to the line size of the lowest-level cache in a con-
ventional hierarchy) with a more aggressive TLB. Secondly, it was
hypothesized that a more aggressive L1 cache would emphasize
differences in lower levels of the hierarchy – particularly that DRAM
latency would become a more significant factor. In this paper, we
report on investigation of both hypotheses as separate issues. Im-
proving the TLB and L1 cache have different effects on perfor-
mance. The intent in presenting both in the same paper is to add
several data points to our case for RAMpage.
In some studies, TLB misses have accounted for as much as 40%
of run time [15], with figures in the region of 20–30% common
[8, 26]. The RAMpage model has the potential to reduce the sig-
nificance of the TLB on performance for two reasons. Firstly, un-
less the reference which causes a TLB miss would also miss in the
SRAM main memory, no reference to update the TLB needs go to
DRAM, with the page table organization used for RAMpage. Sec-
ondly, there is no mismatch between the size of page mapped by
the TLB and the “line size” of the “lowest-level cache”, as would
be the case with a conventional hierarchy. Consequently, the TLB
can more easily de designed to map a specific fraction of the SRAM
main memory, than is the case for a conventional cache.
The role of increasingly aggressive on-chip caches also needs to be
evaluated, against the view that such caches address the memory
wall problem. While it may be accepted that quadrupling the size
of a cache halves the number of misses [31], such cache expansion
may not always be practical, and increasing the size of caches in
any case makes it harder to scale up their speed [13].
The approach taken in this paper is to compare the RAMpage model
with a conventional 2-level cache hierarchy as the size of the TLB
is scaled up, across a number of different SRAM main memory
page sizes, as well as with a variety of L1 cache sizes, in sepa-
rate experiments. It should be noted that the TLB, in the RAM-
page model, maps the SRAM main memory and not DRAM. Con-
sequently, the SRAM main memory page size is affected by the
TLB size, whereas the equivalent parameter in the conventional
model, the L2 block size, is not closely related to TLB organiza-
tion. The simulated second-level cache of 4Mbytes runs at a third
of the peak issue rate, which is unrealistically fast, given that some
current commodity designs are up to 9-way superscalar [2]. The
intent is to emphasize that even a very fast, large on-chip cache re-
sults in a large fraction of run-time being spent waiting for DRAM.
Even so, given that DRAM references are the dominant effect be-
ing measured, an unrealistically fast cache should not invalidate the
general trends being studied.
TLB measurements show that both models see a reduction in TLB
miss rates as the TLB size increases, but RAMpage becomes more
viable with smaller SRAM main memory page sizes.
Cache measurements show that as L1 cache size increases, the frac-
tion of time spent waiting for DRAM increases (even if overall run
time decreases), which makes the option in the RAMpage hierarchy
of taking a context switch on a miss more attractive.
The remainder of this paper is structured as follows. Section 2
presents more detail of the RAMpage hierarchy and related re-
search. Section 3 explains the experimental approach, while Sec-
tion 4 presents experimental results. In conclusion, Section 5, sum-
marizes the findings and outlines future work.
2. BACKGROUND
2.1 Introduction
The RAMpage model was proposed [23] in response to talk of the
memory wall [33, 18]. The key idea of the RAMpage model is to
minimize hardware complexity, while moving more of the mem-
ory management intelligence into software. A RAMpage machine
therefore looks very like a conventional model, except the lowest-
level cache controller is replaced by a conventionally-addressed
physical memory, though implemented in SRAM rather than DRAM.
A number of other approaches to addressing the memory wall have
been proposed. This section summarizes the memory wall issue,
followed by more detail of RAMpage. After presenting other alter-
natives, the options are discussed.
2.2 Memory Wall
The memory wall is the situation where the effect of CPU im-
provements start to become insignificant as the speed improvement
of DRAM becomes a limiting factor. Since the mid-1980s, CPU
speeds have improved at a rate of 50-100% per year, while DRAM
latency has only improved at around 7% per year [14].
If predictions of the memory wall situation are correct [33], DRAM
latency in future will be a serious limiting factor in performance im-
provement. Clearly, attempts at working around the memory wall
are becoming increasingly common, including workshops at ma-
jor architecture conferences [11]. But the fundamental underlying
DRAM and CPU latency trends continue [30].
2.3 The RAMpage Approach
The RAMpage model is based on the notion that DRAM, while
still orders of magnitude faster than disk, is increasingly starting to
display the attributes of a peripheral – that there is sufficient time
to do other work while waiting for it [27] – particularly if relatively
large units are moved between DRAM and the lowest SRAM level,
a trend encouraged by the general trend towards higher-bandwidth
interconnects [10, 3] and larger cache block sizes (e.g., 512 bytes
on the Power4 L3 cache [32]).
The RAMpage hierarchy makes as few changes from a traditional
hierarchy as possible (see Figure 1). The lowest-level cache is man-
aged as the main memory (i.e., as a paged virtually-addressed mem-
ory), with disk used as a secondary paging device. The RAMpage
main memory page table is inverted, to minimize its size. Further,
an inverted page table has another benefit: no TLB miss can result
in a DRAM reference, unless the reference causing the TLB lookup
is not in any of the SRAM layers [25].
The RAMpage model has the following advantages:
• fast hits – provided there is not TLB miss, a hit is a simple
matter of physically addressing an SRAM memory
• full associativity – hardware full associativity has a penalty in
slower hits, but achieving full associativity by implementing
a paged memory avoids that problem
• software-managed paging – page replacement can be as so-
phisticated as needed, drawing on operating system practice
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Figure 1: Conventional architecture (left) compared with
RAMpage. Major components are the same but organization dif-
fers. RAMpage uses the TLB to map the SRAM main memory in-
stead of DRAM, and some OS code and data structures (shaded)
are locked into the RAMpage SRAM main memory.
• TLB missess to DRAM minimized – as explained above
• pinning in SRAM – critical operating system data and code
can be pinned in SRAM, which is hard to do without full
associativity
• hardware simplicity – the complexity of a cache controller is
removed from the design of the lowest level of SRAM
• context switches on misses to DRAM – the processor can be
kept busy
These advantages come at the cost of slower misses because of
software miss-handling, and the need to make operating system
changes. However, the latter problem could be avoided by adding
hardware support for the model (e.g., in the form of an intelligent
memory controller which made page faults to DRAM look like disk
references, or the software may be hidden in architecture extensions
such as PALcode in the Alpha processor [4]).
The RAMpage approach has in the past been shown to scale well
in the face of the grown CPU-DRAM speed gap, particularly when
context switches are taken on misses. The effect of taking context
switches on misses is that, provided their is work available for the
CPU, waiting for DRAM can effectively be eliminated [24]. While
the other advantages of RAMpage may result in a small perfor-
mance win, context switches on misses have the most significant
effect, as time which would otherwise be spent waiting for DRAM
increases.
2.4 Alternatives
Approaches to addressing the memory wall can loosely (with some
overlaps) be grouped into latency tolerance and miss reduction.
Some approaches to latency tolerance include prefetch, critical word
first, memory compression, write buffering, non-blocking caches,
and simultaneous multithreading (SMT).
Prefetch requires loading a cache block before it is requested, ei-
ther by hardware [7, 20] or with compiler support [28]; predictive
prefetch attempts to improve accuracy of prefetch for relatively var-
ied memory access patterns [1]. In critical word first, the word
containing the reference which caused the miss is fetched first, fol-
lowed by the rest of the block [13]. The Power4 has a variation of
this, in which large cache blocks are divided into sectors, and the
critical sector is fetched first [32]. Memory compression in effect
reduces latency because a smaller amount of information must be
moved on a miss. Of course, the compression and decompression
overhead should be less than the time saved on memory transfers
[21]. There are many variations on write strategy when the write
causes a miss, but the most effective generally include write buffer-
ing, because completion of a write is not necessary to continue with
other operations [19]. A non-blocking cache (or lockup-free) cache
can allow an aggressive pipeline to continue processing other in-
structions while waiting for a miss [6].
SMT is aimed at masking not only DRAM latency, but also other
causes of pipeline stalls, by having hardware support for more than
one active thread [22]. SMT can therefore be considered a solution
to a wider range of CPU performance problems than RAMpage.
These ideas come with various costs, for example, prefetching can
displace needed cache content, causing unnecessary misses. How-
ever, the biggest problem is that most of these approaches do not
scale with the growing CPU-DRAM speed gap. Critical word first
is not as helpful as the latency for the first reference grows in rela-
tion to the total time for a big DRAM transaction. Prefetch, mem-
ory compression and nonblocking caches have limits as to the ex-
tent to which they can reduce effective latency because of limits to
predictability of future behaviour. Write buffering can scale pro-
vided buffer size can be scaled, and references to buffered writes
can be handled before they are written back. SMT has the potential
to mask much of the time spent waiting for DRAM, but at the cost
of more complex hardware in the CPU.
Reducing misses has generally been addressed by increasing cache
size, associativity, or both. Given the limits on how large a cache
can be made at a given speed, the number of cache levels has also
increased over time.
Given the extra overheads on hits introduced by increasing associa-
tivity, there have been various attempts at supporting higher asso-
ciativity in hardware by alternative means.
Full associativity can be achieved in hardware without the over-
heads for hits associated with a conventional fully-associative cache,
in an indirect index cache (IIC), by what amounts to a hardware
implementation of the page table lookup aspect of the RAMpage
model. An inverted page table is in effect implemented in hard-
ware, to allow a block to be placed anywhere in a memory orga-
nized as a direct-mapped cache [12]. The drawback of this ap-
proach is that all references incur some overhead of an extra level of
indirection. In the 1980s, there was some work on software-based
cache management, with emphasis on managing cache coherence
in a shared-memory system [9]. More recent work on managing
the interface between cache and DRAM in software has focused
on address translation [16]. These approaches, however, were not
aimed specifically at managing replacement.
The advantage which RAMpage offers over SMT and other hardware-
based multithreading approaches [34] is that the processor can be
kept simple, and software implementation of support for multiple
processes is more flexible (for example, the balance between multi-
tasking and multithreading can be dynamically adjusted, according
to whether a given workload includes multithreaded applications,
or a large number of independent processes).
An advantage of IIC is that the operating system need not be in-
voked to handle the equivalent of a TLB miss in the RAMpage
model. As compared with RAMpage, an IIC has more overhead
for a hit, and less for a miss.
2.5 Summary
The memory wall problem needs to be addressed by minimizing
time spent waiting for DRAM. The RAMpage approach allows
time which would otherwise be spent waiting for DRAM to be
masked by taking context switches on misses. Other approaches
which have been proposed generally either do not aim to mask the
time spent waiting for DRAM, but to reduce it, or require more
complex hardware.
RAMpage can, however, potentially be combined with some of the
other approaches (such as SMT), so it is not necessarily in conflict
with other ideas.
3. EXPERIMENTAL APPROACH
3.1 Introduction
This section outlines the approach to the reported experiments. Re-
sults are designed to be comparable to previously reported results
as far as possible. The simulation strategy is explained, followed
by some detail of simulation parameters; in conclusion, expected
findings are discussed.
3.2 Simulation Strategy
The approach followed here is similar to that used in previously re-
ported work. A range of variations on a standard 2-level hierarchy
is compared to similar variations on a RAMpage hierarchy, with
and without context switches on misses. RAMpage without con-
text switches on misses is intended to convey the effects of adding
associativity (with an operating system-style replacement strategy).
Adding context switches on misses shows the value of having al-
ternative work on a miss to DRAM.
Simulations are trace-driven, and do not model the pipeline. It is
assumed that pipeline timing is less significant than variations in
DRAM referencing behaviour. Processor speed is given in GHz,
representing a peak instruction issue rate, rather than a clock speed.
It could be argued that over-simplification of the pipeline level ne-
glects effects like branches and the potential for other improve-
ments like non-blocking caches. However, the results being looked
for here are relatively large improvements, so inaccuracies of this
kind are unlikely to be significant. What is important is the effect as
the CPU-DRAM speed gap increases, and the simulation is of suf-
ficient accuracy to capture such effects, as has been demonstrated
in previous work.
3.3 Simulation Parameters
The parameters used are similar to previous published work to make
results comparable. However, the range of instruction issue rates is
higher than in earliest work [25], to take into account advances in
CPU speed.
The following parameters are unchanged from previous simula-
tions, and are common across RAMpage and the conventional hier-
archy. This represents the baseline before L1 and TLB variations:
• L1 cache – 16Kbytes each of data and instruction cache,
physically tagged and indexed, direct-mapped, 32-byte block
size, 1-cycle read hit time, 12-cycle penalty for misses to L2
(or SRAM main memory in the RAMpage case); for the data
cache: perfect write buffering with zero (effective) hit time,
writeback (12-cycle penalty; 9 cycles for RAMpage since
there is no L2 tag to update), write allocate on miss
• TLB – 64 entries, fully associative, random replacement, 1-
cycle hit time, misses modeled by interleaving a trace of page
lookup software
• DRAM level – Direct Rambus without pipelining: 50ns be-
fore first reference started, thereafter 2 bytes every 1.25ns
• paging of DRAM – inverted page table: same organization as
RAMpage main memory for simplicity, but infinite DRAM
modeled with no misses to disk
• TLB and L1 data hits are fully pipelined: they do not add to
execution time; only instruction fetch bits add to simulated
run time; time for replacements or maintaining inclusion are
costed as L1d or TLB “hits”
The same memory timing is used as in earlier simulations. Al-
though faster DRAM has since become available, the timing can
be seen as relative to a particular CPU-DRAM speed gap, and the
figures can accordingly be rescaled.
Context switches are modelled by interleaving a trace of code de-
rived from text-book code. In all cases, a context switch is taken
every 500,000 references, though RAMpage with context switches
on misses also takes a context switch on a miss to DRAM. TLB
misses are handled by inserting a trace of page table lookup code,
with variations on time for a lookup based on probable variations
in probes into an inverted page table [25].
3.3.1 specific to conventional hierarchy
The “conventional” system has a 2-way associative 4Mbyte L2
cache. The bus connecting the L2 cache to the CPU is 128 bits
wide and runs at one third of the CPU issue rate reflecting the fact
that the modeled CPU cycle time is intended to represent a super-
scalar issue rate. The L2 cache is clocked at the speed of the bus to
the CPU. Hits on the L2 cache take 4 cycles including the tag check
and transfer to L1. Inclusion between L1 and L2 is maintained [14],
so L1 is always a subset of L2, except that some blocks in L1 may
be dirty with respect to L2 (writebacks occur on replacement).
The TLB caches translations from virtual addresses to DRAM phys-
ical addresses.
3.3.2 specific to RAMpage hierarchy
In the RAMpage simulations, most parameters remain the same,
except that the TLB maps the SRAM main memory, and full as-
sociativity is implemented in software, through a software miss
handler. The operating system uses 6 pages of the SRAM main
memory when simulating a 4 Kbyte-SRAM page, i.e., 24 Kbytes,
up to 5336 pages for a 128 byte block size, a total of 667 Kbytes.
The RAMpage SRAM main memory uses an inverted page table,
and TLB misses will not incur a DRAM reference, as long as the
required reference can be found in an SRAM level.
3.3.3 inputs and variations
Traces used are from the Tracebase trace archive at New Mex-
ico State University1. Although these traces are from the obso-
lete SPEC92 benchmarks, they are sufficient to warm up the size
1The traces used in this paper can be found at ftp:
//tracebase.nmsu.edu/pub/traces/uni/r2000/
of cache used here, because 1.1-billion references are used, with
traces interleaved to create the effect of a multiprogramming work-
load. Traces of context-switching code and TLB management code
are interleaved as appropriate.
To measure variations on L1 caches, the size of each of the instruc-
tion and data caches was varied from the original RAMpage size of
16 KB to 32 KB, 64 KB, 128 KB and 256 KB (i.e., the total of L1
cache varied from 32 KB to 512 KB). Further, to explore more of
the design space, L1 block size was measured at sizes of 32, 64 and
128 bytes.
We did not vary L2 block sizes when varying L1, as an optimum
size has been determined in previous work [25, 24]. However,
while varying the TLB, we did vary L2 block size in the con-
ventional hiearchy, for comparison with varying the SRAM main
memory page size in RAMpage.
To measure the effect of increasing the TLB size, we varied it from
64 entries (the original size) to 128, 256 and 512 entries. An even
larger TLB could be modelled (e.g., the Power4 has a 1024-entry
TLB [32]), but this range is sufficient to capture variations of inter-
est.
3.4 Expected Findings
As the L1 cache becomes larger, RAMpage without context switches
on misses should see less of a gain, since some of its gains re-
sult from more efficient management of DRAM at the expense of
slower software intervention. While improving L1 should not ef-
fect time spent in DRAM, RAMpage’s extra overheads in manag-
ing DRAM may have a more significant effect on overall run time.
However, as the fraction of references in upper levels increases
without a decrease in references to DRAM, context switches on
misses should become more favourable.
As the TLB size increases, we expect to see smaller SRAM page
sizes become viable; very large TLB sizes should have little ef-
fect on larger SRAM page sizes in the RAMpage model because
larger pages ensure that a relatively large fraction of the SRAM
main memory is mapped, even without a very large TLB. To quan-
tify this, if the TLB has 64 entries and the page size is 4 KB with
a 4 MB SRAM main memory, 6.25% of the memory is mapped by
the TLB. If the TLB has 512 entries, the TLB maps 50% of the
memory. By comparison, with a 128 B page, a 64-entry TLB only
maps about 0.2% of the memory, and a big increase in the size of
the TLB is likely to have a significant effect.
The effect on a conventional architecture of increasing TLB size is
not as significant because it maps DRAM pages, not SRAM pages.
In our simulations, DRAM pages are fixed at 4 KB. We would ac-
cordingly expect to see some improvement in a conventional ar-
chitecture with a larger TLB, but not as much as with RAMpage
(especially with small SRAM main memory page sizes). Further,
the variation across L2 block sizes should not be related to TLB
size – the usual factors of trading prefetch resulting from larger
L2 blocks for reduced temporal locality and higher miss penalties
should apply.
4. RESULTS
4.1 Introduction
This section presents results of simulations, with some discussion
of their significance. The main focus here is on differences in-
troduced by the changes over previous simulations, but some ad-
utilities/ and ftp://tracebase.nmsu.edu/pub/
traces/uni/r2000/SPEC92/.
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Figure 2: L1i miss rate vs L1 size for differing issue rates. L1i
size is half the total L1 size.
vantages of RAMpage, as previously described, should be evident
again from these new results.
Presentation of results is broken down into the effects of increasing
L1 cache size, and the effects of increasing the TLB size, since
these two improvements have very different effects on the hier-
archies modelled. In all cases, results are presented for all three
cases: the conventional 2-level cache with a DRAM main memory,
and RAMpage with and without context switches on misses.
The remainder of this section presents the effects of L1 changes,
then the effects of TLB changes, followed by a summary.
4.2 Increasing L1 Size
Figures 2 and 3 show how the miss rates of the first level instruc-
tion and data caches vary as their size is progressively increased
for both RAMpage with context switches on misses and the stan-
dard hierarchy. (Data for RAMpage without context switches on
misses is not shown since it follows the same trend as the stan-
dard hierarchy.) These graphs show that as cache sizes increase,
the miss rate decreases, initially fairly rapidly. The trend is sim-
ilar for all models. There is however some variation for different
CPU speeds with context switches on misses, because increasing
the CPU-DRAM speed gap increases the probability of more than
one miss to DRAM being outstanding at once, and hence increases
the rate of context switching.
Table 1 shows the simulated execution times obtained for each
of the cache sizes examined within each hierarchy. As expected,
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Figure 3: L1d miss rate vs L1 size for differing issue rates. L1d
size is half the total L1 size.
larger caches decrease execution times due to the reduction in ca-
pacity misses, as evident from the reduced miss rates. However,
incremental improvements in performance decrease as cache sizes
increase, a trend which was also observed for miss rates. For in-
stance, doubling the total L1 size from 32 to 64 KB at the 1 GHz
issue rate results in a speedup of about 1.12 for all three hierar-
chies. In contrast, between the 256 and 512 KB sizes the speedup
obtained is about 1.02.
The best overall effect is from the combination of introducing RAM-
page with context switches on misses and increasing the size of L1.
The execution time of 0.124s of the fastest variation represents a
speedup of 10.7 over the slowest configuration, as compared with
the clock speedup of 8. Only increasing the L1 cache while mul-
tiplying clock speed by 8 results in a speedup of 6.12, for the con-
ventional hierarchy, as modelled here. Comparing like with like,
RAMpage without context switches on misses has a speedup of 6.5
when the clock speed is sped up by 8 and L1 is increased from
32 KB to 256 KB in total. With context switches on misses, the
speedup over its own slowest case is 9.9. For the simulations with
the slowest CPU and smallest L1 cache, RAMpage with context
switches on misses has a speedup of 1.08 over the conventional hi-
erarchy. With the fastest CPU and the largest L1, the speedup rises
to 1.74. When comparing RAMpage without context switches on
misses with the conventional hierarchy, the scaling up of improve-
ment is not as strong: for the slowest CPU with least aggressive
L1, RAMpage has a speedup of 1.03, as opposed to 1.11 for the
fastest CPU with largest L1. So, whether by comparison with a
conventional architecture or by comparison with a slower version
Total L1
Size (KB) 1 GHz 2 GHz 4 GHz 8 GHz
32 1.322 0.709 0.401 0.248
1.276 0.670 0.370 0.220
1.229 0.623 0.302 0.152
64 1.193 0.644 0.370 0.232
1.141 0.619 0.346 0.207
1.094 0.556 0.276 0.139
128 1.127 0.611 0.353 0.224
1.082 0.592 0.330 0.200
1.022 0.516 0.258 0.131
256 1.082 0.588 0.342 0.218
1.061 0.580 0.325 0.197
0.988 0.508 0.248 0.128
512 1.058 0.577 0.336 0.216
1.042 0.571 0.320 0.195
0.978 0.489 0.245 0.124
Table 1: L1 cache size (total of instruction and data caches)
vs. issue rate. Each row shows simulated execution times (s)
for standard hierarchy (top), RAMpage without context switches
taken on misses (middle) and RAMpage with context switches on
misses (bottom).
of itself, RAMpage scales up well with more aggressive hardware,
especially when context switches are taken on misses.
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Figure 4: Relative execution times as cache sizes vary with in-
struction issue rates. Execution times normalised: best at each
issue rate = 1. (“Std”: standard hierarchy; RAMpage with and
without context switches on misses: “Rsw”, “Rnosw”).
Execution times from Table 1 are plotted in Figure 4, normalised
to the best execution time obtained at each CPU speed. Although
larger caches may make it harder to scale down CPU cycle time, the
need to avoid off-chip latencies has led to designs with relatively
large L1 caches, for example, the total of 128 KB of L1 cache on
the AMD Athlon CPU [2].
Figure 5 shows the relative times each variation for the slowest and
fastest CPU modelled spend waiting for each level of the standard
hierarchy, as L1 cache size increases. Since TLB and L1 data refer-
ences are pipelined, they do not show up as a significant amount of
time. The 8 GHz issue rate for the conventional hierarchy spends
over 40% of total execution time waiting for DRAM for the largest
L1 cache modelled, which is in line with measurements of the Pen-
tium 4, which spends 35% of its time waiting for DRAM running
SPECint2k on average at 2 GHz [31]. As simulated, this configura-
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Figure 5: Fraction of time spent in each level of the standard
hierarchy. Figures in GHz are peak instruction throughput rate.
TLB and L1 data (L1-D) hits are fully pipelined, so they only
account for a small fraction of total execution time; TLB misses
are accounted for in other memory traffic. In all cases L2 (or
RAMpage main memory) is 4 Mbytes.
tion of the Pentium 4 corresponds roughly to a 6 GHz issue rate in
this paper. The similarity of the measure of time waiting for DRAM
lends some credibility to our view that our results are reasonably in
line with real systems.
While cache size increases boost performance significantly, as CPU
speed increases, a large L1 cannot save a conventional hierarchy
from the high penalty of waiting for DRAM.
In Figure 6, it can be seen that RAMpage only improves the situa-
tion marginally without context switches on misses.
With RAMpage taking context switches on misses, however, the
amount of time spent waiting for DRAM remains negligible even as
the CPU-DRAM speed gap increases by a factor of 8, as illustrated
in Figure 7. Figure 7 makes it clear why improving L1 makes it
possible for the RAMpage hierarchy to achieve superlinear speedup
if L1 is increased significantly as clock speed increases. The largest
L1 cache (combined size 512KB, or 256KB each of instruction
and data cache) results in only about 10% of execution time be-
ing spent waiting for the SRAM main memory, while DRAM wait
time remains negligible. By contrast, the other hierarchies simu-
lated, while seeing a significant reduction in time waiting for L2
cache or the SRAM main memory, do not see a similar reduction
in time waiting for DRAM as L1 becomes larger.
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Figure 6: Fraction of time spent in each level of the RAMpage
hierarchy (no context switches on misses). Interpretation of the
graphs is as in Figure 5.
4.3 TLB Variations
All TLB variations are measured with the L1 parameters fixed at
the original RAMpage measurements – 16 KB each of instruction
and data cache.
Figure 8 illustrates TLB miss rate as TLB size increases. The miss
rate is significantly higher in all RAMpage cases than for the stan-
dard hierarchy, except for a 4 KB RAMpage page size. As SRAM
main memory page size increases, TLB miss rates drop, as ex-
pected. Further, as TLB size increases, smaller pages’ miss rates
decrease. In the case of context switches on misses, the number
of context switches increases as the CPU-DRAM speed gap grows,
since the effective time waiting for one DRAM reference grows.
Consequently, the TLB miss rate is higher for a faster clock speed
in this case (see Figure 8(c)), whereas it does not change signifi-
cantly for the other variations measured. Note also that L2 block
size has little effect on TLB miss rate in the standard hierarchy
(Figure 8(a)).
Figure 9 shows how TLB miss and page fault handling overhead
varies with page and TLB size for all hierarchies with an 8 GHz
processor issue rate. Overhead here is measured purely as extra
references generated, which is conservative, as the actual cost can
be up to double, once memory hierarchy effects are taken into ac-
count [17]. Corresponding with the miss rate measures in the previ-
ous section, reductions in overhead diminish as the page and TLB
sizes of each hierarchy are increased. In fact, from 1024 B pages
upwards percentage differences in overhead between 256 and 512
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Figure 7: Fraction of time spent in each level of the RAM-
page hierarchy (context switches on misses). Interpretation of
the graphs is as in Figure 5.
entry TLBs are minor.
Although the overhead due to TLB and page fault handling are still
relatively high for small pages, with a 4 KB page RAMpage with-
out context switches on misses is within 50% of the overhead in-
curred by the standard hierarchy. RAMpage TLB misses do not
result in references to DRAM, unless there is a page fault, so,
although the additional number of references seems high, these
should not result in a substantial performance hit.
Figure 10 illustrates execution times for the hierarchies at 1 and
8 GHz, the speed gap which shows off the differences most clearly.
There are two competing effects: as block (or SRAM page size)
increases, the miss penalty to DRAM increases. In the RAMpage
hierarchy, reduced TLB misses compensate for the higher DRAM
miss penalty, which can be seen as a speed improvement as page
size increases in the case of no context switches on misses. The
performance of the standard hierarchy becomes worse as the block
size increases due to the higher miss penalty. The TLB size varia-
tion makes little difference to the performance of the standard hi-
erarchy with the simulated workload. Performance of RAMpage
with switches on misses does not vary much for pages of 512 B
and greater even with TLB variations, while RAMpage without
switches is best with 1024 B pages.
The performance-optimal TLB and page size combination for RAM-
page without context switches on misses, with a 512 entry TLB, is
a 1024 B page for all issue rates. In previous work, with a 64-entry
00.00002
0.00004
0.00006
0.00008
0.0001
0.00012
128 256 512 1024 2048 4096
L2 Block Size (B)
M
is
s 
Ra
te 128 entry
256 entry
512 entry
(a) Standard Hierarchy (8 GHz)
0
0.001
0.002
0.003
0.004
0.005
0.006
128 256 512 1024 2048 4096
Page SIze (B)
M
is
s 
Ra
te 128 entry
256 entry
512 entry
(b) RAMpage no switches on misses (8 GHz)
0
0.001
0.002
0.003
0.004
0.005
0.006
128 256 512 1024 2048 4096
Page Size (B)
M
is
s 
Ra
te
128ent-1GHz
128ent-8GHz
256ent-1GHz
256ent-8GHz
512ent-1GHz
512ent-8GHz
(c) RAMpage with switches on misses
Figure 8: TLB miss rate vs L2 block/SRAM page size. Only
RAMpage with context switches has significant variation with
CPU speed.
TLB, the optimal page size at 1 GHz was 2048 B, while other issue
rates performed best with 1024 B pages. Thus, a larger TLB results
in a smaller page size being optimal for the 1 GHz speed. While
other page sizes are still slower than the 1024 B page size, for all
cases with pages of 512 B and greater RAMpage without context
switches on misses is faster than the standard hierarchy.
For RAMpage with context switches on misses, the performance-
optimal page size has shifted to 1024 B with a larger TLB. Pre-
viously the best page size was 4096 B for 1, 2 and 4 GHz and
2048 B for 8 GHz. A TLB of 256 or even 128 entries combined
with the 1024 B page will yield optimum or almost optimum per-
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Figure 9: TLB miss and page fault handling overhead (fraction
of all references) for each hierarchy with varying TLB and page
sizes. Processor issue rate is fixed at 8 GHz.
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Figure 10: Comparison of execution times for each hierarchy
with different TLB and page or L2 cache block sizes. Best ex-
ecution time is RAMpage with context switches on misses: 256
entry TLB, 1024 B page.
formance. With a 1024 B page and 256 entries, a total of 256 KB,
or 6.25% of the RAMpage main memory is mapped by the TLB,
which appears to be sufficient for this workload (a 4 KB page with
a 512-entry TLB maps half the SRAM main memory, overkill for
any workload with reasonable locality of reference). Nonetheless,
TLB performance is highly dependent on application code, so re-
sults presented here need to be considered in that light.
Contrasting the 1 Ghz and 8 GHz cases in Figure 10 makes it clear
again how the differences between RAMpage and a conventional
hierarchy scale as the CPU-DRAM speed gap increases. At 1 GHz,
all variations are reasonable comparable across a range of parame-
ters. At 8 GHz, RAMpage is clearly better in all variations, but even
more so with context switches on misses. A larger TLB broadens
the range of useful RAMpage configurations, without significantly
altering the standard hierarchy’s competitiveness.
4.4 Summary
In summary, the RAMpage model with context switches on misses
gains most from L1 cache improvements, though the other hierar-
chies also reduce execution time. However, without taking context
switches on misses, increasing the size of L1 has the effect of in-
creasing the fraction of time spent waiting for DRAM, since the
number of DRAM references is not reduced, nor is their latency
hidden. As was shown by scaling up the CPU-DRAM speed gap,
only RAMpage with context switches on misses, of the variations
presented here, is able to hide the increasing effective latency of
DRAM. Increasing the size of the TLB, as predicted, increased the
range of SRAM main memory page sizes over which RAMpage is
viable, widening the range of choices for a designer.
5. CONCLUSION
5.1 Introduction
This paper has examined further enhancements on the RAMpage
memory hierarchy, which measure its potential for further improve-
ment, as opposed to similar improvements to a conventional hierar-
chy. As in previous work, the RAMpage model has been shown to
scale better as the CPU-DRAM speed gap grows but more specifi-
cally, that RAMpage with context switches on misses can take ad-
vantage of a more aggressive core including a bigger L1 cache, and
a bigger TLB. The remainder of this section summarizes results,
outlines future work and sums up overall findings.
5.2 Summary of Results
Introducing significantly larger L1 caches – even if this could be
done without problems with meeting clock cycle targets – has lim-
ited benefits. Scaling the clock speed up by a factor of 8 achieves
only about 77% of this speedup in a conventional hierarchy, as mea-
sured here. On the other hand, a RAMpage hierarchy with context
switches on misses is able to make effective use of a larger L1
cache, and achieves superlinear speedup with respect to a slower
clock speed and smaller L1 cache. While this effect can only be ex-
pected in the case of a RAMpage machine with an unrealistically
large L1 cache, this result shows that increasingly aggressive L1
caches are not as important a solution to the memory wall problem
as finding alternative work on a miss to DRAM.
That results for RAMpage without context switches on misses are
an improvement but not as significant as results with context switches
on misses suggests that attempts at improving associativity and
replacement strategy will not be sufficient to bridge the growing
CPU-DRAM speed gap.
Larger TLBs, as expected, increase the range of useful RAMpage
SRAM main memory page sizes, though the performance benefit
on the workload measured was not significant versus larger page
sizes and a more modest-sized TLB.
5.3 Future Work
Given that the CPU-DRAM speed gap has grown to the point where
finding alternative work on a miss to DRAM is looking increas-
ingly useful, it will be interesting to match RAMpage with models
for supporting more than one instruction stream without operating
system changes, such as simultaneous multithreading. SMT, while
adding hardware complexity, is an established approach [22], and
there are existing implementations [5].
It would also be interesting to explore alternative interconnect ar-
chitectures, so that data could be streamed to more than one out-
standing request on a miss to DRAM [27]. HyperTransport is a
fast point-to-point interconnect infrastructure [3], which could be
adapted to such a purpose. A more detailed simulation capable
of modelling operating system effects accurately would be useful.
SimOS [29], for example, could be adapted to this purpose.
Finally, it would be interesting to build a RAMpage machine to
validate performance claims in more detail. In principle, since the
number of hardware changes is relatively small, this should not be
difficult.
5.4 Overall Conclusion
The RAMpage architecture has been simulated in a variety of forms.
In this latest study, enhancing the L1 cache and TLB have shown
that it gains as much and in some cases significantly more from
such improvements than a conventional architecture. The most im-
portant finding generally from RAMpage work is that finding other
work on a miss to DRAM is becoming increasingly viable. While
RAMpage is not the only approach to finding such alternative work,
it represents a potentially viable solution. As compared with hard-
ware multithreading approaches, its main advantage is the flexi-
bility of a software solution, though this needs to be compared in
follow-up work to hardware solutions to establish the performance
cost of this extra flexibility.
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